Method vrsubhn_high_u16

vrsubhn_high_u16(v64, v128, v128)

Rounding Subtract returning High Narrow. This instruction subtracts each vector element of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.The results are rounded. For truncated results, see SUBHN.The RSUBHN instruction writes the vector to the lower half of the destination register and clears the upper half, while the RSUBHN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
Equivalent instruction: RSUBHN2 Vd.16B,Vn.8H,Vm.8H

Declaration

public static v128 vrsubhn_high_u16(v64 a0, v128 a1, v128 a2)

Parameters

Type	Name	Description
v64	a0	64-bit vector a0
v128	a1	128-bit vector a1
v128	a2	128-bit vector a2

Returns

Type	Description
v128	128-bit vector