Method vmull_high_lane_s16

vmull_high_lane_s16(v128, v64, Int32)

Signed Multiply Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.The SMULL instruction extracts vector elements from the lower half of the first source register, while the SMULL2 instruction extracts vector elements from the upper half of the first source register.Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
Equivalent instruction: SMULL2 Vd.4S,Vn.8H,Vm.H[lane]

Declaration

public static v128 vmull_high_lane_s16(v128 a0, v64 a1, int a2)

Parameters

Type	Name	Description
v128	a0	128-bit vector a0
v64	a1	64-bit vector a1
Int32	a2	Lane index to a1. Must be an immediate in the range of [0..3]

Returns

Type	Description
v128	128-bit vector