Method vrecpsd_f64

vrecpsd_f64(double, double)

Floating-point Reciprocal Step. This instruction multiplies the corresponding floating-point values in the vectors of the two source SIMD&FP registers, subtracts each of the products from 2.0, places the resulting floating-point values in a vector, and writes the vector to the destination SIMD&FP register.This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps.Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
Equivalent instruction: FRECPS Dd,Dn,Dm

Declaration

public static double vrecpsd_f64(double a0, double a1)

Parameters

Type	Name	Description
double	a0	Double a0
double	a1	Double a1

Returns

Type	Description
double	Double