Method vpaddl_s16

vpaddl_s16(v64)

Signed Add Long Pairwise. This instruction adds pairs of adjacent signed integer values from the vector in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
Equivalent instruction: SADDLP Vd.2S,Vn.4H

Declaration

public static v64 vpaddl_s16(v64 a0)

Parameters

Type	Name	Description
v64	a0	64-bit vector a0

Returns

Type	Description
v64	64-bit vector