Method vrndi_f32
vrndi_f32(v64)
Floating-point Round to Integral, using current rounding mode (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the rounding mode that is determined by the FPCR, and writes the result to the SIMD&FP destination register.A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps.Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
Equivalent instruction: FRINTI Vd.2S,Vn.2S
Declaration
public static v64 vrndi_f32(v64 a0)
Parameters
Type | Name | Description |
---|---|---|
v64 | a0 | 64-bit vector a0 |
Returns
Type | Description |
---|---|
v64 | 64-bit vector |