Method vqrdmulhs_s32
vqrdmulhs_s32(Int32, Int32)
Signed saturating Rounding Doubling Multiply returning High half (by element). This instruction multiplies each vector element in the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.The results are rounded. For truncated results, see SQDMULH.If any of the results overflows, they are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
Equivalent instruction: SQRDMULH Sd,Sn,Sm
Declaration
public static Int32 vqrdmulhs_s32(Int32 a0, Int32 a1)
Parameters
Type | Name | Description |
---|---|---|
Int32 | a0 | Int32 a0 |
Int32 | a1 | Int32 a1 |
Returns
Type | Description |
---|---|
Int32 | Int32 |